

## Lower Power 3.3V CMOS Fast SRAM 256K (32K x 8-Bit)

#### **Features**

- Ideal for high-performance processor secondary cache
- Commercial (0°C to +70°C) and Industrial (-40°C to +85°C) temperature range options
- Fast access times:
  - Commercial and Industrial: 12/15/20ns
- Low standby current (maximum):
  - 2mA full standby
- Small packages for space-efficient layouts:
  - 28-pin 300 mil SOJ
  - 28-pin TSOP Type I
- Produced with advanced high-performance CMOS technology
- Inputs and outputs are LVTTL-compatible
- Single 3.3V(±0.3V) power supply
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Green parts available, see ordering information

## Description


The IDT71V256SA is a 262,144-bit high-speed static RAM organized as 32K x 8. It is fabricated using a high-performance, high-reliability CMOS technology.

The IDT71V256SA has outstanding low power characteristics while at the same time maintaining very high performance. Address access times of as fast as 12ns are ideal for 3.3V secondary cache in 3.3V desktop designs.


When power management logic puts the IDT71V256SA in standby mode, its very low power characteristics contribute to extended battery life. By taking  $\overline{CS}$  HIGH, the SRAM will automatically go to a low power standby mode and will remain in standby as long as  $\overline{CS}$  remains HIGH. Furthermore, under full standby mode ( $\overline{CS}$  at CMOS level, f=0), power consumption is guaranteed to always be less than 6.6mW and typically will be much smaller.


The IDT71V256SA is packaged in a 28-pin 300 mil SOJ and a 28-pin 300 mil TSOP Type I.

## Functional Block Diagram



## Pin Configurations<sup>(1)</sup>





TSOP Top View

#### NOTE:

1. This text does not indicate orientation of actual part-marking.

## Pin Descriptions

| Name           | Description       |
|----------------|-------------------|
| A0 - A14       | Addresses         |
| VO0 - VO7      | Data Input/Output |
| <del>c</del> s | Chip Select       |
| WE             | Write Enable      |
| ŌĒ             | Output Enable     |
| GND            | Ground            |
| Vcc            | Power             |

3101 tbl 01

## Truth Table<sup>(1)</sup>

| WE | CS  | ŌĒ | I/O    | Function       |
|----|-----|----|--------|----------------|
| Х  | Н   | Х  | High-Z | Standby (ISB)  |
| Х  | VHC | Х  | High-Z | Standby (ISB1) |
| Н  | L   | Н  | High-Z | Output Disable |
| Н  | L   | L  | Douт   | Read           |
| L  | L   | Х  | Din    | Write          |

NOTF:

1.  $H = V_{IH}$ ,  $L = V_{IL}$ , X = Don't Care

## Absolute Maximum Ratings<sup>(1)</sup>

| Symbol               | Rating                              | Com'l           | Unit |
|----------------------|-------------------------------------|-----------------|------|
| Vcc                  | Supply Voltage<br>Relative to GND   | -0.5 to +4.6    | ٧    |
| VTERM <sup>(2)</sup> | Terminal Voltage<br>Relative to GND | -0.5 to Vcc+0.5 | V    |
| TBIAS                | Temperature Under Bias              | -55 to +125     | °C   |
| Tstg                 | Storage Temperature                 | -55 to +125     | °C   |
| Рт                   | Power Dissipation                   | 1.0             | W    |
| Іоит                 | DC Output Current                   | 50              | mA   |

3101 tbl 03

3101 tbl 02

#### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
  may cause permanent damage to the device. This is a stress rating only and
  functional operation of the device at these or any other conditions above those
  indicated in the operational sections of this specification is not implied. Exposure
  to absolute maximum rating conditions for extended periods may affect
  reliability.
- 2. Input, Output, and I/O terminals; 4.6V maximum.

## Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz, SOJ package)$ 

| Symbol | Parameter <sup>(1)</sup> | Conditions | Max. | Unit |
|--------|--------------------------|------------|------|------|
| CIN    | Input Capacitance        | VIN = 3dV  | 6    | pF   |
| Соит   | Output Capacitance       | Vout = 3dV | 7    | pF   |

NOTE:

 This parameter is determined by device characterization, but is not production tested.

# Recommended Operating Temperature and Supply Voltage

| Grade      | Temperature    | GND | Vcc             |
|------------|----------------|-----|-----------------|
| Commercial | 0°C to +70°C   | 0V  | $3.3V \pm 0.3V$ |
| Industrial | -40°C to +85°C | 0V  | $3.3V \pm 0.3V$ |

3101 tbl 05

3101 tbl 04

# Recommended DC Operating Conditions

| Symbol | Parameter                   | Min.                | Тур. | Max.     | Unit |
|--------|-----------------------------|---------------------|------|----------|------|
| Vcc    | Supply Voltage              | 3.0                 | 3.3  | 3.6      | V    |
| GND    | Ground                      | 0                   | 0    | 0        | ٧    |
| VIH    | Input High Voltage - Inputs | 2.0                 | _    | Vcc +0.3 | ٧    |
| VIH    | Input High Voltage - I/O    | 2.0                 | _    | Vcc +0.3 | ٧    |
| VIL    | Input Low Voltage           | -0.3 <sup>(1)</sup> | _    | 0.8      | V    |

NOTF.

3101 tbl 06

## DC Electrical Characteristics(1)

(Vcc = 3.3V ± 0.3V, VLc = 0.2V, VHC = Vcc - 0.2V, Commercial and Industrial Temperature Ranges)

| Symbol | Parameter  | 71V256SA12 | 71V256SA15 | 71V256SA20 | Unit |
|--------|--|------------|------------|------------|------|
| Icc    | Dynamic Operating Current $\overline{\text{CS}} \leq \text{V}_{\text{IL}}$ , Outputs Open, Vcc = Max., f = fmax <sup>(2)</sup>                                     | 90         | 85         | 85         | mA   |
| ISB    | Standby Power Supply Current (TTL Level) $\overline{\text{CS}} = \text{VIH}, \text{Vcc} = \text{Max.}, \text{Outputs Open, f} = \text{fmax}^{(2)}$                 | 20         | 20         | 20         | mA   |
| ISB1   | Full Standby Power Supply Current (CMOS Level) $\overline{\text{CS}} \geq \text{VHC}$ , Vcc = Max., Outputs Open, f = $0^{(2)}$ , Vin $\leq$ VLC or Vin $\geq$ VHC | 2          | 2          | 2          | mA   |

#### NOTES:

3101 tbl 07

- 1. All values are maximum guaranteed values.
- 2.  $f_{MAX} = 1/t_{RC}$ , only address inputs cycling at  $f_{MAX}$ ; f = 0 means that no inputs are cycling.

## DC Electrical Characteristics

 $(VCC = 3.3V \pm 0.3V)$ 

|        |                        |  |      | IDT71V256SA | 1    |      |
|--------|------------------------|--|------|-------------|------|------|
| Symbol | Parameter              | Test Conditions                                      | Min. | Тур.        | Max. | Unit |
| Iu     | Input Leakage Current  | Vcc = Max., Vin = GND to Vcc                         | _    | _           | 2    | μΑ   |
| ILO    | Output Leakage Current | $Vcc = Max., \overline{CS} = ViH, VouT = GND to Vcc$ | _    | _           | 2    | μΑ   |
| Vol    | Output Low Voltage     | IoL = 8mA, Vcc = Min.                                | _    | _           | 0.4  | V    |
| Voh    | Output High Voltage    | Iон = -4mA, Vcc = Min.                               | 2.4  | _           | _    | V    |

3101 tbl 08

<sup>1.</sup> VIL (min.) = -2.0V for pulse width less than 5ns, once per cycle.

#### **AC Test Conditions**

| Input Pulse Levels            | GND to 3.0V         |
|-------------------------------|---------------------|
| Input Rise/Fall Times         | 3ns                 |
| Input Timing Reference Levels | 1.5V                |
| Output Reference Levels       | 1.5V                |
| AC Test Load                  | See Figures 1 and 2 |

3101 tbl 09




Figure 1. AC Test Load




Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, twhz)

\*Includes scope and jig capacitances

### AC Electrical Characteristics

(Vcc = 3.3V ± 0.3V, Commercial and Industrial Temperature Ranges)


|                     |                                    | 71V25 | 6SA12 | 71V25 | 6SA15 | 71V25 | 6SA20 |      |
|---------------------|------------------------------------|-------|-------|-------|-------|-------|-------|------|
| Symbol              | Parameter                          | Min.  | Max.  | Min.  | Max.  | Min.  | Max.  | Unit |
| Read Cy             | /cle                               | •     | •     |       |       |       | •     |      |
| trc                 | Read Cycle Time                    | 12    | _     | 15    |       | 20    | _     | ns   |
| taa                 | Address Access Time                | _     | 12    |       | 15    |       | 20    | ns   |
| tacs                | Chip Select Access Time            |       | 12    |       | 15    |       | 20    | ns   |
| tclz <sup>(1)</sup> | Chip Select to Output in Low-Z     | 5     | _     | 5     | _     | 5     | _     | ns   |
| tchz <sup>(1)</sup> | Chip Select to Output in High-Z    | 0     | 8     | 0     | 9     | 0     | 10    | ns   |
| toe                 | Output Enable to Output Valid      |       | 6     |       | 7     |       | 8     | ns   |
| tolz <sup>(1)</sup> | Output Enable to Output in Low-Z   | 3     | _     | 0     | _     | 0     | _     | ns   |
| tohz <sup>(1)</sup> | Output Disable to Output in High-Z | 2     | 6     | 0     | 7     | 0     | 8     | ns   |
| tон                 | Output Hold from Address Change    | 3     | _     | 3     |       | 3     |       | ns   |
| Write C             | ycle                               |       |       |       |       |       |       |      |
| twc                 | Write Cycle Time                   | 12    | _     | 15    | _     | 20    | _     | ns   |
| taw                 | Address Valid to End-of-Write      | 9     |       | 10    |       | 15    |       | ns   |
| tcw                 | Chip Select to End-of-Write        | 9     | _     | 10    | _     | 15    |       | ns   |
| tas                 | Address Set-up Time                | 0     |       | 0     |       | 0     |       | ns   |
| twp                 | Write Pulse Width                  | 9     |       | 10    |       | 15    |       | ns   |
| twr                 | Write Recovery Time                | 0     |       | 0     |       | 0     |       | ns   |
| tow                 | Data to Write Time Overlap         | 6     |       | 7     |       | 8     |       | ns   |
| tдн                 | Data Hold from Write Time          | 0     |       | 0     |       | 0     |       | ns   |
| tow <sup>(1)</sup>  | Output Active from End-of-Write    | 4     |       | 4     |       | 4     |       | ns   |
| twhz <sup>(1)</sup> | Write Enable to Output in High-Z   | 1     | 8     | 1     | 9     | 1     | 10    | ns   |

3101 tbl 10

NOTE:

1. This parameter guaranteed with the AC test load (Figure 2) by device characterization, but is not production tested.


# Timing Waveform of Read Cycle No. 1<sup>(1)</sup>




#### NOTES:

- 1. WE is HIGH for Read cycle.
- 2. Transition is measured ±200mV from steady state.

# Timing Waveform of Read Cycle No. 2<sup>(1,2,4)</sup>




# Timing Waveform of Read Cycle No. 3<sup>(1,3,4)</sup>



#### NOTES:

- 1. WE is HIGH for Read cycle.
- 2. Device is continuously selected,  $\overline{\text{CS}}$  is LOW.
- 3. Address valid prior to or coincident with  $\overline{\text{CS}}$  transition LOW.
- 4.  $\overline{\mathsf{OE}}$  is LOW.
- 5. Transition is measured  $\pm 200 mV$  from steady state.


## Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1,2,4,6)



#### NOTES:

- 1. A write occurs during the overlap of a LOW  $\overline{\text{CS}}$  and a LOW  $\overline{\text{WE}}$ .
- 2. two is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going HIGH to the end of the write cycle.
- 3. During this period, I/O pins are in the output state so that the input signals must not be applied.
- 4. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured ±200mV from steady state.
- 6. If  $\overline{OE}$  is LOW during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of twp or (twHz + tbW) to allow the I/O drivers to turn off and data to be placed on the bus for the required tbw. If  $\overline{OE}$  is HIGH during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.


# Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)(1,2,3,4)



#### **NOTES**

- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW  $\overline{\text{CS}}$  and a LOW  $\overline{\text{WE}}$ .
- 3. twn is measured from the earlier of  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going HIGH to the end of the write cycle.
- 4. If the  $\overline{\text{CS}}$  LOW transition occurs simultaneously with or after the  $\overline{\text{WE}}$  LOW transition, the outputs remain in a high-impedance state.
- 5. If  $\overline{OE}$  is LOW during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of twp or (twHz + tDW) to allow the I/O drivers to turn off and data to be placed on the bus for the required tDW. If  $\overline{OE}$  is HIGH during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## Ordering Information



<sup>\*</sup> Available in TSOP package only.

3101 drw 11

#### NOTE:

1. Contact your local sales office for industrial temp. range for other speeds, packages and powers.

### Orderable Part Information

| Speed<br>(ns) | Orderable Part ID | Pkg.<br>Code | Pkg.<br>Type | Temp.<br>Grade |
|---------------|-------------------|--------------|--------------|----------------|
| 12            | 71V256SA12PZG     | PZG28        | TSOP         | С              |
|               | 71V256SA12PZG8    | PZG28        | TSOP         | С              |
|               | 71V256SA12PZGI    | PZG28        | TSOP         | I              |
|               | 71V256SA12PZGI8   | PZG28        | TSOP         | I              |
|               | 71V256SA12YG      | PJG28        | SOJ          | С              |
|               | 71V256SA12YG8     | PJG28        | SOJ          | С              |
|               | 71V256SA12YGI     | PJG28        | SOJ          | I              |
|               | 71V256SA12YGI8    | PJG28        | SOJ          | I              |
| 15            | 71V256SA15PZG     | PZG28        | TSOP         | С              |
|               | 71V256SA15PZG8    | PZG28        | TSOP         | С              |
|               | 71V256SA15PZGI    | PZG28        | TSOP         | I              |
|               | 71V256SA15PZGI8   | PZG28        | TSOP         | I              |
|               | 71V256SA15YG      | PJG28        | SOJ          | С              |
|               | 71V256SA15YG8     | PJG28        | SOJ          | С              |
|               | 71V256SA15YGI     | PJG28        | SOJ          | I              |
|               | 71V256SA15YGl8    | PJG28        | SOJ          | I              |
| 20            | 71V256SA20PZG     | PZG28        | TSOP         | С              |
|               | 71V256SA20PZG8    | PZG28        | TSOP         | С              |
|               | 71V256SA20PZGI    | PZG28        | TSOP         | -              |
|               | 71V256SA20PZGI8   | PZG28        | TSOP         | I              |

# Datasheet Document History

| 1/7/00   |                | Updated to new format  |
|----------|----------------|--|
|          | Pg. 1, 3, 4, 7 | Expanded Industrial Temperature offerings  |
|          | Pg. 1, 2, 7    | Removed 28-pin 300 mil plastic DIP package offering  |
|          | Pg. 6          | Removed Note No. 1 from Write Cycle No. 1 diagram; renumbered notes and footnotes  |
|          | Pg. 7          | Revised Ordering Information   |
|          | Pg. 8          | Added Datasheet Document History   |
| 08/09/00 | 3              | Not recommended for new designs and the state of the stat |
| 02/01/01 |                | Removed "Not recommended for new designs"  |
| 06/21/02 | Pg. 7          | Added tape and reel option to the ordering information   |
| 01/30/04 | Pg. 7          | Added "restricted hazardous substance device" to order information.  |
| 02/20/09 | Pg. 7          | Removed "IDT" from ordering parts  |
| 06/11/12 | Pg. 3          | Corrected Recommended DC Operation Conditions Max VIH from 5.0 to Vcc+0.3V   |
|          | Pg. 7          | Added Green designator to ordering information   |
|          | Pg. 7          | Corrected footnote in the ordering information from "available in SOJ package only" to   |
|          |                | "available in TSOP package only"   |
| 07/24/14 | Pg.7           | Added tube or tray to the ordering information   |
| 08/18/15 | Pg.1 & 7       | Removed commercial 10ns speed offering & added green parts available to features   |
|          | Pg.2 & 7       | Removed "-X" extensions from all pin configurations SOJ28 & TSOP28   |
|          | Pg. 3 & 4      | Removed commercial 10ns speed offering columns from the DC & AC Elec tables  |
|          | Pg.7           | Updated the Industrial and Green footnotes in the Ordering Information   |
| 06/02/20 | Pg.1 - 9       | Rebranded as Renesas datasheet   |
|          | Pg.2 & 7       | Updated package codes  |
|          | Pg.7           | Added Orderable Part Information   |

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/